

RECEIVED  
CENTRAL FAX CENTER

MAY 21 2007

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Before the Board of Patent Appeals and Interferences

In re the Application

Inventor : WIDDERSHOVEN  
Application No. : 10/023,165  
Filed : December 18, 2001  
For : DATA PROCESSING DEVICE WITH A WOM MEMORY

APPEAL BRIEF

On Appeal from Group Art Unit 2188


Date: 05/21/2007

By: Michael Ure  
Attorney for Applicant  
Registration No. 33,089

Certificate of Fax/Mailing Under 37 CFR 1.8

I hereby certify that this correspondence is being faxed to (571)273-8300 or deposited with the United States Postal Service as first class mail in an envelope addressed to the COMMISSIONER FOR PATENTS, Mail Stop Appeal, P.O. BOX 1450 ALEXANDRIA, VA 22313 on 05/21/2007.

Michael Ure  
(Name)

 5/21/07  
(Signature and Date)

APPEAL  
Serial No.: 10/023,165

**TABLE OF CONTENTS**

	<b><u>Page</u></b>
I. REAL PARTY IN INTEREST.....	3
II. RELATED APPEALS AND INTERFERENCES.....	3
III. STATUS OF CLAIMS.....	3
IV. STATUS OF AMENDMENTS.....	3
V. SUMMARY OF THE CLAIMED SUBJECT MATTER ..	3
VI. GROUNDS OF REJECTION TO BE REVIEWED ON APPEAL .....	5
VII. ARGUMENT.....	6
VIII. CONCLUSION.....	9
APPENDICES: THE CLAIMS ON APPEAL.....	10

**RELATED PROCEEDINGS**

**EVIDENCE**

**TABLE OF CASES**

**NONE**

2007-05-21 05:01

>>

USPTO P 4/14

APPEAL  
Serial No.: 10/023,165

### **I. REAL PARTY IN INTEREST**

The real party in interest is NXP B.V., the successor in interest of the assignee of record of the present application, Koninklijke Philips Electronics N.V., and not the party named in the above caption.

### **II. RELATED APPEALS AND INTERFERENCES**

With regard to identifying by number and filing date all other appeals or interferences known to Appellant which will directly effect or be directly affected by or have a bearing on the Board's decision in this appeal, Appellant is not aware of any such appeals or interferences.

### **III. STATUS OF CLAIMS**

Claims 1-4 are pending, stand finally rejected, and form the subject matter of the present appeal.

### **IV. STATUS OF AMENDMENTS**

All amendments have been entered. No amendment after final rejection has been submitted.

### **V. SUMMARY of the CLAIMED SUBJECT MATTER**

The present invention relates methods and apparatus for minimizing erasures of a memory medium. As recited in claim 1, a logical series of multiple memory locations is identified and is treated in effect as a single logical memory location. A value to be stored

APPEAL  
Serial No.: 10/023,165

is encoded and written initially to a first location in the series. As the value is to be modified to a new value, the new value is encoded taking into account the current encoded value and, if feasible, stored in the current location (Specification, page 5, lines 11-16); if not feasible (i.e., because of code exhaustion), then the encoded new value is written to a next available location; or, if there is no next location available, the contents of the locations in the series are reset (Specification, page 6, lines 4-15).

The following analysis of independent claim 1 is presented for convenience:

Element	Figure(s)	Paragraph(s) and/or page(s)
1. A data processing device comprising a memory having locations, each capable of storing a WOM codeword from a WOM code;	Fig. 1, 120	Page 4, line 10 to page 5, line 6.
a memory selector for selecting a currently selected location of a logical series of the locations;	Fig. 1, 14	Page 6, line 16 to page 7, line 39
a data encoder that encodes a received data value in a new codeword from the WOM code, as a function of the received data value and a previous codeword stored in the currently selected location, the data encoder causing the currently selected location to be changed to a next one in the logical series when the WOM code is exhausted, the data encoder storing the new codeword in the currently selected location;	Fig. 1, 16	Page 5, line 7 to page 6, line 15
a reset circuit for resetting a content of the locations in the logical series, the reset	Fig. 1, 18	Page 5, line 18 to page 6, line 15

APPEAL  
Serial No.: 10/023,165

circuit being triggered when the WOM code is exhausted for all the locations of the logical series.		
---	--	--

**VL GROUNDs of REJECTION to be REVIEWED ON APPEAL**

The issues in the present matter are whether:

1. claims 1-4 are unpatentable over Rivest in view of Sinclair and Estakhri.

APPEAL  
Serial No.: 10/023,165**VII. ARGUMENT****I. Rejection of Claims 1-4 as Being Unpatentable over Rivest in  
view of Sinclair and Estakhri**

As previously stated, the present invention relates methods and apparatus for minimizing erasures of a memory medium. As recited in claim 1, a logical series of multiple memory locations is identified and is treated in effect as a single logical memory location. A value to be stored is encoded and written initially to a first location in the series. As the value is to be modified to a new value, the new value is encoded taking into account the current encoded value and, if feasible, stored in the current location; if not feasible (i.e., because of code exhaustion), then the encoded new value is written to a next available location; or, if there is no next location available, the contents of the locations in the series are reset.

Rivest describes "reusing" or "rewriting" a non-erasable memory. Such writing and rewriting is illustrated in Fig. 1 of Rivest. Two data bits are mapped to three write-once bit positions (WITS). For example, 00 is mapped to 000, 01 is mapped to 100, etc. To write a different two bits to a previously-written location, the two data bits are mapped to the same three WITS but with a different mapping in which one need only change zeros to ones. For example, the two bits 00 are mapped to 111 and can be stored in a location that previously stored the bits 10, mapped to 101. Only the second WIT needs to be changed from zero to one. Decoding of the data is accomplished by exclusive-ORing adjacent WITS (Rivest col. 4, lines 33-39).

In Rivest, there is no identification of a logical series of multiple memory locations.

Sinclair relates to disk emulation using a FLASH memory. An algorithm is disclosed that ensures that an erased block of FLASH memory is always "at the ready," since erasure takes some time. Note, for example, col. 6, lines 63-37. Sinclair also fails to teach or suggest the logical series of multiple memory locations performing the functions set forth in claim 1.

Estakhri does not contain any relevant teaching about the manner in which data itself is stored. Instead, Estakhri speaks to the way in which address information is stored. In particular, Estakhri teaches an arrangement in which a flash memory, in addition to data blocks, includes correlations blocks. Like the data blocks, the correlation blocks are organized into sectors, each sector containing multiple fields. Each logical memory address is uniquely mapped to one of the fields. That field is used to store the physical memory address within the data portion of the memory where the data corresponding to the logical address is stored.

When the physical address of a data item changes (for example, when data is modified and rewritten to the memory but the old data is not overwritten), the physical address in the corresponding correlation block is overwritten.

Estakhri does not identify in advance a series of locations for use in storing successive versions of a piece of data in the manner recited in claim 1.

The Office Action states in part: "Estakhri discloses 'selecting a location of a logical series of locations', when Estakhri discloses identifying a current sector of a plurality of sectors and each sector is associated with a range of logical block addresses (see column 18, lines 5-30)."



APPEAL  
Serial No.: 10/023,165

In Estakhri, correlation information correlating (virtual) logical block addresses (VLBA--addresses used by the host system to address a block of data) to physical block addresses (PBA--addresses identifying a physical storage location on the storage medium) is stored in the same manner as data in blocks (correlation blocks) containing sectors. This passage simply refers to the fact that for each range of logical block addresses, a quickly accessible record is kept (e.g., in semiconductor memory) of the current sector used to store the corresponding PBAs. When a block of data is written, it is preferably written to a different unused location on the medium. What was previously the current sector used to store the corresponding PBA for that block is marked as obsolete, and a new current sector is identified in which the corresponding PBA for that block is written.

Estakhri, in which data is handled on a block basis, is very different from the present invention (and from the primary reference Rivest) in which data is handled on a word basis. One of ordinary skill in the art being aware of both Rivest and Estakhri would not be led to combine the teachings of the references in the manner suggested.


Accordingly, claim 1 and its dependent claims are believed to patentably define over the cited references.

APPEAL  
Serial No.: 10/023,165

### VIII. CONCLUSION

In view of the above analysis, it is respectfully submitted that the referenced teachings, whether taken individually or in combination, fail to anticipate or render obvious the subject matter of any of the present claims. Therefore, reversal of all outstanding grounds of rejection is respectfully solicited.

Date: 05/21/2007

By:   
Michael Ure  
Attorney for Applicant  
Registration No. 33,089

**IX. APPENDIX: THE CLAIMS ON APPEAL**

1. A data processing device comprising a memory having locations, each capable of storing a WOM codeword from a WOM code; a memory selector for selecting a currently selected location of a logical series of the locations; a data encoder that encodes a received data value in a new codeword from the WOM code, as a function of the received data value and a previous codeword stored in the currently selected location, the data encoder causing the currently selected location to be changed to a next one in the logical series when the WOM code is exhausted, the data encoder storing the new codeword in the currently selected location; a reset circuit for resetting a content of the locations in the logical series, the reset circuit being triggered when the WOM code is exhausted for all the locations of the logical series.
2. A data processing device according to claim 1, wherein the memory selector is arranged to determine the currently selected location from a content of the locations, so that the currently selected location has an immediate predecessor location, if any, that contains a codeword indicating that the location is full and an immediate successor location, if any, that contains an initial codeword value produced by resetting.
3. A data processing device according to claim 1, comprising an input for receiving a dataword; an error correcting encoder, arranged to form N data values, each data value at least representing a respective part of the dataword encoded in an error correcting code; the memory selector being arranged to select N currently selected locations, each of a respective logic series of the locations; the data encoder encoding the data values in N respective new codewords from the WOM code, each as a function of a respective one of the data values and a previous codeword stored in the currently selected location of a respective one of the logic series, the data encoder causing the currently selected location or locations to be changed for those of the logic series in which the WOM code is exhausted, the encoder storing each new codeword in the currently selected location of a respective one of the series; the reset circuit being triggered for those of the logic series

APPEAL  
Serial No.: 10/023,165

where WOM code is exhausted for all locations in of the logic series.

4. A data processing device according to claim 1, said series of locations being one of a plurality of logical series of locations comprised in the memory, the data processing device comprising an address input for receiving an address value corresponding to the data; a series selector for selecting, under control of the address value, the series of locations operated upon by the memory selector, the data encoder and the reset circuit.

APPEAL  
Serial No.: 10/023,165

**X. APPENDIX: RELATED PROCEEDINGS**

NONE

**XI. APPENDIX: EVIDENCE**

NONE